The MSHAM is a single-width CAMAC module intended to be used for dE/dx or Z-position measurements, with a density of 16 analog channels. It is designed to record up to four hits/event per channel but the design can be easily adapted to eight hits. The charge collection time interval allowed per hit is externally controlled in the range of 50-500 ns, according to the requirements of the experiment. Besides the electrical performance of the MSHAM, i.e., linearity, noise, crosstalk, etc., the goal was to design multi-function circuits and high density packaging in order to achieve low cost per channel.
Introduction
The wire chambers involved in high-energy physics experiments, particularly those with multi-hit capability, produce a tremendous number of signals which must be processed. It is the purpose of the multi-hit sample and hold analog multiplexer to accept the analog data from the chamber preamplifiers and provide multiplexed analog signals to the data acquisition processor. In this way, the MSHAM modules allow the use of a single processor for 640 chamber wires and up to 4 hits per wire, or 2,560 hits. 1 The MSHAM is a 16-channel CAMAC module designed to record the total charge carried by each wire in four equal time and Q2 makes the feedthrough to this rail negligible.
The parallel switch Q1 keeps the integrator clamped before an event is expected and during the read-out of a stored event; the series switch Q2 isolates the rail from the oncoming signals during the read-out cycle.
The simplified scheme of the logic circuits is shown in Fig. 3 ; this scheme is self explanatory. Although most of the charge signal is stored in the storage capacitors, the remainder is stored in the stray capacitance of the rail; part of this charge will be transferred to the following cell. Therefore the voltage signal developed across a storage capacitor is given by: qn-= the charge stored into the rail stray capacitance during the previous time interval.
If the primary trigger decision is to abort the event, a reset pulse, externally supplied to the module, will discharge the storage capacitors and will also reset the whole logic circuitry to the initial state.
Read-out Cycle
Read-out is accomplished by a version of the BADC processor with a 12K memory. This unit assumes control of the CAMAC DATAWAY in order to address each of the storage cells. The read-out sequence of the array of 16 channels by 4 hits is: the 1st hit position is addressed (shift register bit 1), then the sub-addresses (which correspond to the channel number) are stepped from 1 through 16. Four such cycles are required to complete the read-out. The read-out timing diagram is shown in Fig. 5 . Read-out is straight forward; as each cell is addressed the analog switch for that cell (Q5 through Q8) closes transferring the charge to the common rail. After the voltage on the analog busline is sampled by the BADC, a clear pulse, internally generated, discharges the capacitor to zero voltage. After the 64th read-out an internally generated pulse resets the logic circuits. To emphasize the effect of the rail stray capacitance, Fig. 6 : the cross-talk measured between two adjacent channels is less than 0.5%. SETTLING TIME: less than 1 ps at 5V. PACKAGING : a high density of 112 IC-chips was achieved on a 4-layers CAMAC P.C. board.
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An overall view of the MSHAM module is shown in Fig. 12 . 
